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INTRODUCTION REVIEW OF FABRICATED DEVICES
Zinc oxide is a II‐VI compound semiconductor, which crystallizes in the wurtzite
phase and has a wide direct band gap of 3.37 eV and has seen applications in
electronics,MEMS and optoelectronicdevices.
Advantages of ZnO semiconductor:
1. Silicon compatible fabrication process
2. Lower temperature growth than polysilicon with higher electrical performance
3. High mobility transistor performance in field effect transistor (FET), visible light 
emitter and chemical sensors [1][8]. 
INTRODUCTION
Thin Film Fabrication method I (on) / I (off)
Field Mobility 
(cm2 /Vs)
Fortunato et al (2004) RT sputter 3e5 @ Vd=20V 27
Hossain et al(2004) Pulsed Laser Deposition 1e6 @ Vd=0.1V  5.26
Hirao et al(2007) RF sputter 4.6e6 @ Vd=10V 50.3
C. C. Liu et al (2009) RT sputter (RT) 1.4 e6 @ Vd=20V 117
REVIEW OF FABRICATED DEVICES
4. Cost effective thin film material for electronics and optoelectronics application
Issues:
1. Controlling the dopant density in ZnO because ZnO is intrinsically n‐type
2. Debatable n‐type conductivity (oxygen vacancies, zinc interstitials or other 
impurities)
3. Little work on integration with Si material in the nanoscale
4. High surface defect states especially in nanowires which have higher surface‐to‐
volume ratio [6]
Nanowire
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Ra et al (2008) ALD ZnO 1e5 @ Vd=0.2V 80
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Sakurai et al(2009) Ga‐doped VLS ‐ 42
This work ALD and VLS <1e6 @Vd=1V > 75 Objective:
Based on these issues, the main objective of this work is to:
1. To  model the ZnO nanowirebased on its  surface defect states using Silvaco ATLAS 
simulation tool
2.  Simulate the model and compare with experimental data for verification
3.  To study the properties of defects that exist from different fabrication process
This work ALD and VLS <1e6 @Vd=1V > 75
Simulation considerations:
1. The surface defect states deteriorate the mobility, on/off ratio and subthreshold swing, 
thus the interface states of nanowire/thin film‐insulator  is important
2. High surface trap states  leads to high subthreshold slope
3. Due to interface traps, additional capacitance will exist that leads reduction in mobility
RESULTS & DISCUSSION
Æ ZnO TFT simulation and comparison to [3] This work [3] simulation Æ ZnO TFT simulation and  comparison to [3]
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CONCLUSION
1. Different fabrication method cause defect densities to be varied.
2. Defects and carrier scattering lead to low carrier mobility.
3. It is important to understand  defect reductions mechanism based 
on model and experimental results 
4. Successfullyused Silvaco ATLAS device simulator to study the trap
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